IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Shigeru ATSUMI

APR 2 6 1999

Atty. Docket: 01701.73982

Group Art Unit: 2815

T ' 0015

Filed:

Serial No.:

February 24, 1998

09/028,276

Examiner: J. Fenty

For:

Semiconductor Integrated Circuit

Device and Flash EEPROM

REQUEST FOR APPROVAL OF DRAWING CHANGES

APR 28 1999

Assistant Commissioner for Patents Washington, D.C. 20231

TECHNOLOGY OFFITER 2800

Sir:

The Examiner's approval is respectfully requested for the proposed changes to the drawings shown in red in the accompanying copy. Specifically, the proposed changes are as follows:

Figure 8, add the marking to transistor P1 to show that it is a PMOS transistor.

Figure 11, add the label -- TMin--.

Following approval of these changes, a bonded draftsman will be contacted to implement them upon receipt of a Notice of Allowance.

A duplicate copy of this paper, including the accompanying copy of the drawing EIVEC

APR 28 1999

Respectfully submitted,

TECHNOLOGY CENTER 280


Dated: April 26, 1999

included.


Joseph W. Potenza

Registration No. 28,175

Banner & Witcoff, Ltd. Eleventh Floor 1001 G Street, N.W. Washington, D.C. 20001-4597



F I G. 10



F I G. 12





FIG. 8









FIG. 8









Creation date: 12-14-2004

Indexing Officer: GMIHTSUN - GHENET MIHTSUN

Team: OIPEBackFileIndexing

Dossier: 09028276

Legal Date: 06-28-1999

No.	Doccode		Number of pages
1	CTNF	· <u>-</u> .	6

Total number of pages: 6

Remarks:

Order of re-scan issued on